

AN7291SC, AN7291FBP



FM—IF, Detection, Noise Canceller, MPX Demodulation IC

Overview

The AN7291SC, AN7291FBP are IC integrated FM—IF/Det., PNL, MPX into a single chip. PNL, MPX is basically the same configuration as previous AN7465S, but VCO is adjustment-free by using ceramic lock.



Features

- Integration previous 2-chip (IF/Det., PNL/MPX) into a single chip
- High IF sensitivity
- With IF counter output, SEEK sensitivity adjustment
- Adjustment-free VCO (ceramic lock 912kHz)
- Fewer external parts (Fewer large capacitance capacitor)
- Good control voltage linearity, wide adjusting range
- Multipath detection amp. built-in



ICs for
Tuner

■ Block Diagram



■ Absolute Maximum Ratings (Ta=25°C)

Parameter	Symbol	Rating	Unit
Supply Voltage	V _{CC}	9.6	V
Supply Current	I _{CC}	43	mA
Power Dissipation (Ta=75°C)	P _D	787 ^{Note1)} /670 ^{Note2)}	mW
Operating Ambient Temperature	T _{opr}	-30 ~ +80	°C
Storage Temperature	T _{stg}	-55 ~ +125	°C

Note 1) AN7291SC Note 2) AN7291FBP

■ Recommended Operating Range (Ta=25°C)

Parameter	Symbol	Range
Operating Supply Voltage Range	V _{CC}	7.2V ~ 9.6V

* The AN7291SC pin numbers are used below. For the AN7291FBP, refer to Pin No. Correspondence Table.

■ Electrical Characteristics (V_{CC}=8V, f_{in}=10.7MHz, f_{Mod.}=1kHz 30%FM, Ta=25°C)

Parameter	Symbol	Condition	min.	typ.	max.	Unit
Control Voltage (1)	V _{C1}	No input Pin②DC voltage	0.1	0.5	0.9	V
Control Voltage (2)	V _{C2}	V _{in} =40dBμ, Pin②DC voltage	1.25	1.55	1.85	V
Control Voltage (3)	V _{C3}	V _{in} =70dBμ, Pin②DC voltage	2.8	3.3	3.8	V
Control Voltage (4)	V _{C4}	V _{in} =100dBμ, Pin②DC voltage	4.5	5.15	5.7	V
Control Voltage (5)	V _{C5}	V _{C5} =V _{C3} -V _{C2}	1.5	1.7	1.9	V
Control Voltage (6)	V _{C6}	V _{C6} =V _{C4} -V _{C3}	1.6	1.8	2	V
AFC Offset Voltage	V _{AFC}	No signal input DC voltage between Pin⑩ and ⑪	-0.2	0	0.2	V
Output Level L	V _{OL}	V _{in} =70dBμ, Pin⑩AC voltage	125	145	165	mVrms
Output Level R	V _{OR}	V _{in} =70dBμ, Pin⑨AC voltage	125	145	165	mVrms
Channel Balance	CB	CB=20log (V _{OL} /V _{OR})	-1	0	1	dB
Limiting Sensitivity	V _{lim}	V _{OL} =0dB, Input Pin⑩AC voltage decreases by 3dB	21	24	27	dBμV
Residual Pilot Voltage	V _{PC}	V _{in} =70dBμ pilot signal 10% modulation Pin⑫AC voltage	—	7	14	mVrms
Stereo Lamp ON Level	Lamp _(ON)	Modulation only by pilot signal. Pin⑬ DC voltage=less than 2V	2.6	4.7	6.3	%
Stereo Lamp OFF Level	Lamp _(OFF)	Modulation only by pilot signal. Stereo lamp ON/OFF level ratio	2	4.5	7	dB
Separation Lch	Sep. L	V _{in} =70dBμ, L+R=90% Pilot 10%	22	35	—	dB
Separation Rch	Sep. R	V _{in} =70dBμ, L+R=90% Pilot 10%	22	35	—	dB
Capture Range	CR	V _{in} =70dBμ, pilot signal 8% modulation	+0.6 -0.45	±1	—	%
Counter Output Level (1)	V _{IF1}	V _{in} =70dBμ, Pin⑭=0V, Pin⑮10.7MHz output voltage	0	1	10	mVrms
Counter Output Level (2)	V _{IF2}	V _{in} =70dBμ, Pin⑭=V _{CC} , Pin⑮AC output voltage	80	100	120	mVrms
Supply Current	I _{tot}	No input, Pin⑰=0V	28	35	40	mA
Monaural THD (Lch)	THDL	Monaural input 400mV, 1kHz Lch distortion rate	—	0.15	0.3	%
Monaural THD (Rch)	THDR	Monaural input 400mV, 1kHz Rch distortion rate	—	0.15	0.3	%

ICs for
Tuner



Electrical Characteristics (Cont.) ($V_{CC}=8V$, $f_{in}=10.7MHz$, $f_{Mod.}=1kHz$ 30% FM, $T_a=25^{\circ}C$)

Parameter	Symbol	Condition	min.	typ.	max.	Unit
Stereo THD (Lch)	THD SL	Stereo, L + R = 360mV, $V_p=40mV$, Lch distortion rate	—	0.15	0.3	%
Stereo THD (Rch)	THD SR	Stereo, L + R = 360mV, $V_p=40mV$, Rch distortion rate	—	0.15	0.3	%
AGC Voltage (1)	V_{AGC1}	Input = 0mVrms, $R_s=600\Omega$, Pin② DC voltage	—	0	0.4	V
AGC Voltage (2)	V_{AGC2}	Input $V_{in2}=2mVrms$, 150kHz, Pin② DC voltage	1.3	1.48	1.65	V
Noise Detection Voltage	$V_{Det.}$	$V_{in2}=100mVrms$, 150kHz, Pin② DC voltage	—	0	0.3	V
Gate Pulse Width	PW	$V_{in2}=0.3V_{P-P}$, $tw=1\mu s$, $f=1kHz$, Pin⑩ output	19	24	29	μs
Residual Noise Voltage	V_{NR}	$V_{in2}=1V_{P-P}$, $tw=10\mu s$, $f=1kHz$, Input through LPF. Lch output	—	0	0.7	mVrms

Characteristics Curve




① Measuring Condition at IF Input

② Measuring Condition at NC Input




Unless otherwise specified, $V_{CC}=8V$, $f_{in}=10.7MHz$
 FM Modulation 30%, 400Hz,
 $V_{in}=70dB\mu$


Unless otherwise specified, $V_{CC}=8V$, $f_{in}=1kHz$,
 $V_{in}=400mV$ (Monaural)
 L + R = 360mV (Stereo)
 $V_p=40mV$ (Stereo)




Control Voltage
Control Example




Lamp ON/OFF— f_p




Sep.— f_{in}




THD— V_{in}




Input/Output Characteristics




I_{tot} — T_a


















V_o — T_a



Forced Monaural
Operation Voltage— T_a








ICs for Tuner



Application Circuit (Example of AN7291SC)





Note 1) Ceramic lock CSB912JF101 (by Murata Manufacturing Co., Ltd.), Note 2) IFT ZIF-5EB020A (by Matsushita)

■ Description on Pins Shown in Application Circuit Diagram

*1 Control voltage adj.



*3 At multipath detection
Capacitor for
Detection : up to 1μF



Insert C if noise is conspicuous.


*6 Adjust the separation max. value.

*7 Capacitor of 0.01 to 0.022μF
for determining ATCF time

*8 0.022μ is C. for de-emphasis.
Inside 3.3kΩ


*9 Pin⑬ input impedance is 400kΩ.
At 0.1μF, high frequency band Sep.
is lowered, but can be used.
The larger the better. 0.1μ is min.

*10 Vary the soft mute time constant.



*11 Pilot Detection
Phase Detection Filter
Small...Lamp malfunction due to noise
Large...Lamp ON speed high

*12 VCO stop 3.9 < V₁₅ < V_{CC}
Forced monaural 1.7 < V₁₅ < 3.2
Stereo mode 0 < V₁₅ < 1.0
· When Pin⑮ is not used, preferably
insert C between V_{CC}.



*13 VOC For phase detection
Lag lead filter

*14 For pilot canceller Pseudo sine wave
output : Capacitance = 0.0068μ ~ 0.015μ

*15 PNL noise amp. Path control

*16 (Put it at the possible nearest position to IC pin.)


*17 Pin⑳ input impedance is 500kΩ.
0.1μF is min. value.
The larger the better.

*18 IF counter output Take care for routing.
(Keep it away from input)

*19 SSC
V₂₉ > 1V... Counter OUT
V₂₉ ≈ 0V... IF counter OFF

*20 THD improved

*21 Soft mute adj.



*22 For domestic use, vary the
frequency band according
to applications.







*23 Regulator by-pass Take
care for GND location.

*24 1st limiter path control










*25 S-meter in hot condition improved



■ Pin Descriptions (Example of AN7291SC)

Pin No.	Pin Name	Pin Waveform, Voltage	I/O Impedance	Equivalent Circuit
1	V _{CONT.} Adj.	DC ≈ 3.5V	Low	
2	V _{CONT.} OUT (Level Meter)		200 Ω	
6	ATC Adj.	$V_{\text{⑥}} = \frac{R_{\text{⑥}}}{57\text{k}\Omega + R_{\text{⑥}}} V_{\text{②}}$	57k Ω	
3	AMDC IN	DC about 1.9V	Low	
4	AMDC Peak Det.		Rise Low Fall 330k Ω	
5	AMDC Adj.	DC about 2.3V	14.5k Ω	
Note) AMDC: Automatic Multi Path Distortion Canceller				
7	Separation Adj.	DC (max.) ≈ 1.2V AC = 0 ~ V _Ⓡ	2k Ω	

Pin Descriptions (Example of AN7291SC) (Cont.)

Pin No.	Pin Name	Pin Waveform, Voltage	I/O Impedance	Equivalent Circuit
8	ATC L. P. F	Same as V_{IF} , level higher than external capacitor down.	5.1k Ω	
9	L-ch. OUT	AC varies with input condition.  With amplitude	3.3k Ω	
10	R-ch. OUT	AC varies with input condition.  With amplitude	3.3k Ω	
11	MPX. IN	AC=Same as Pin 12. DC=1.3V	400k Ω	
12	NC. OUT	$\approx V_{\text{IN}} \approx V_{\text{O (FM Dec.)}}$  DC 2V	1k Ω	
27	NC. Hold	$V_{\text{(AC)}} \approx V_{\text{IF}}$ $V_{\text{(DC)}} \approx 3.3\text{V}$	1.5k Ω	
13	Soft Mute Time Const.	DC $\approx 0\text{V} \sim 4.1\text{V}$	25k Ω	

ICs for Tuner

■ Pin Descriptions (Example of AN7291SC) (Cont.)

Pin No.	Pin Name	Pin Waveform, Voltage	I/O Impedance	Equivalent Circuit																				
14	Pilot Det. L. P. F	DC ≈ V _{CC} - 1.4V	R = 36k Ω																					
18	Pi. Can. Control L. P. F	DC ≈ V _{CC} - 1.4V	R = 68k Ω																					
15	ST/Mono. Control	<table border="1"> <thead> <tr> <th>Pin Voltage</th> <th>Demodulation</th> <th>LED</th> <th>Pilot Can.</th> <th>VCO</th> </tr> </thead> <tbody> <tr> <td>0V ~ 1V</td> <td>○</td> <td>○</td> <td>○</td> <td>○</td> </tr> <tr> <td>1.7V ~ 3.2V</td> <td>×</td> <td>×</td> <td>○</td> <td>○</td> </tr> <tr> <td>3.9V ~ V_{CC}</td> <td>×</td> <td>×</td> <td>×</td> <td>×</td> </tr> </tbody> </table>	Pin Voltage	Demodulation	LED	Pilot Can.	VCO	0V ~ 1V	○	○	○	○	1.7V ~ 3.2V	×	×	○	○	3.9V ~ V _{CC}	×	×	×	×	High	
Pin Voltage	Demodulation	LED	Pilot Can.	VCO																				
0V ~ 1V	○	○	○	○																				
1.7V ~ 3.2V	×	×	○	○																				
3.9V ~ V _{CC}	×	×	×	×																				
16	PLL L. P. F	DC ≈ 4.3V	R = 66k Ω																					
17	VCO (Ceramic Lock Pin)	 f = 912kHz AC ≈ 3V _{p-p}	High																					
19	Pi. Can. Quasi-sin	 f = 19kHz AC ≈ 100mV _{p-p}	—																					

■ Pin Descriptions (Example of AN7291SC) (Cont.)





Pin No.	Pin Name	Pin Waveform, Voltage	I/O Impedance	Equivalent Circuit
20	AGC Amp. L. P. F	DC≈3.5V AC is noise	6.2kΩ	
21	Pulse Amp. L. P. F	DC≈4.2V AC is noise	2.7kΩ	
22	Gate Time Adj.		Usually High Low at Operation	
23	Noise Amp. AGC		Rise 15kΩ Fall High	
24	NC IN		500kΩ	
25	NC H. P. F	Level lower than Pin 24 waveform down. DC is determined by external voltage (4.2V).	High	
26	IF Det. OUT		3.3kΩ	
28	IF Count Out	DC≈4V AC≈80mVrms (Normal AC is OFF)	1kΩ	

ICs for
Tuner

■ Pin Descriptions (Example of AN7291SC) (Cont.)

Pin No.	Pin Name	Pin Waveform, Voltage	I/O Impedance	Equivalent Circuit
29	SCC { Seek Sence. Adj. }	Apply bias voltage from outside.	200kΩ	
30	AFC OUT		26kΩ	
31	V _{cc}	8V	Low	
32	Quad. IN	DC=8V (Determined by outside.) <90° phase shift	High	
33	Limiter OUT		500Ω	
34	Soft Mute Adj.	Voltage input from outside 0V~V _{REF} (4.2V)	High	
35	LED Driver	At stereo DC=0V~0.5V	Low	
		At monaural Determined by external voltage.	High	
36	2nd IF IN	≈0V	300Ω	

■ Pin Descriptions (Example of AN7291SC) (Cont.)

Pin No.	Pin Name	Pin Waveform, Voltage	I/O Impedance	Equivalent Circuit
37	System GND	0V	Low	—
38	IF1 Limiter OUT	 4V $f = 10.7\text{MHz}$	300Ω	
39	V _{REF}	4.2V constant voltage	Low	
40	IF GND	—	Low	
41	IF Amp. Bypass	DC = 3.1V	7.5kΩ	
42	IF IN	DC = 3.1V AC = V _{in(IF)}	300Ω	

ICs for Tuner

■ Supplementary Explanation



(1) On Multi path Distortion Preventive Circuit
(AN7291SC pin numbers are used in the following explanation.)

1. Principle

Multi path distortion is apt to increase especially in the stereo receiving mode. In consideration of this phenomenon, the AN7291SC has been designed so as to suppress the feeling of physical disorder incidental to multi path noise by degrading the separation against multi path distortion.


Detection method...Detection of AM components included in control voltage (level meter) output

Separation control...Operation of conventional ASC circuit by conversion of detected AM components into DC voltage



(1) Operation in a state free from multi path
(Operation as ASC)


The control voltage of ② is sent to the ASC through the two operational amplifiers. The gradient of the characteristics curve can be set by R_3/R_1 , and the start point can be set by VR_1 .



(2) Operation in a state exposed to multi path

The variation to appear in the control voltage on account of multi path distortion is put to AM detection, and the DC voltage to the ASC is suitably lowered to degrade the separation.

The frequency characteristics of the AM components are adjusted through C_1 shown in the sketch, and the AM components are put to peak value detection by R_4 and C_2 .




(2) On SSC Pin (AN7291SC pin numbers are used in the following explanation.)

1. What is SSC?

SSC is the acronym of Search Stop Clear, and it usually denotes the search stop clear control.

In AN7291SC, the IF count output is obtained on the SSC pin only in the search mode.


2. Internal Equivalent Circuit of SSC Pin[Ⓐ]



3. Operational Description

The inverting circuit has the gain of about 1.3 times, and its input-output characteristics changes as shown in the right sketch. (Calculated values)

This inverting circuit generates the IF count output only when the voltage at point [Ⓐ] is lower than the set voltage of Pin[Ⓐ].



[3] Selection Standard of Noise Canceler Resistance Value
(AN7291SC pin numbers are used in the following explanation.)




Fig.1 Pulse Noise Limiter (PNL) Block Diagram

(1) Relation to field strength

1. In weak electric field

In a weak electric field where noise is apt to increase, the AGC effectively controls the PNL operation.

- In case operation error is frequently caused by white noise, suitably increase the value of Pin²³ R_{AGC} (220k Ω to 1M Ω).
- In case operation error is frequently caused by overmodulation, suitably increase the value of R_{HPF} between Pin²⁵ and Pin³⁹ (47k Ω to 470k Ω).

2. In medium to strong electric field

In a medium to strong electric field relatively free from noise generation, the AGC becomes less effective and noise is detected almost at the maximum sensitivity.

- In case the detection sensitivity is too high, suitably decrease the value of R_{HPF} between Pin²⁵ and Pin³⁹ (10k Ω to 47k Ω)

3. In every electric field

- In case the detection sensitivity is excellent but the PNL effect deteriorated due to holding level fluctuation by noise, suitably increase the resistance value of the resistor connected in series with the Pin²⁷ holding capacitor (10k Ω to 4.7k Ω).
- In case the noise of the gate pulse itself is conspicuous, suitably narrow the gate pulse width by decreasing the resistance value of the Pin²² resistor (3k Ω to 6.8k Ω).

(2) Selection of AGC Resistor R_{AGC} Pin²³

Pin²³ is the AGC LPF, and enables AGC effective level adjustment. The equivalent circuit in the vicinity of this pin has been so constituted as shown in Fig.2, and the output impedance at the charging time is 15k Ω while the input impedance at the discharging time is about 1M Ω .

The standard value of R_{AGC} is 330k Ω , but in case operation error is frequently caused in a weak electric field by white noise, selectively increase the value of R_{AGC} to a suitable level between 200k Ω and 1M Ω . So long as the value of R_{AGC} was properly increased, the AGC voltage proportionally becomes higher to prolong the discharging time constant, and the rate of operation error sharply drops with decrease of the gain of the AGC Amp. (Though Pin²³, the noise components are put to peak (envelope) detection. Even if the value of R_{AGC} was increased, the charging time and voltage remain almost unchanged because $Z_O = 15k \Omega$).





Fig.2

(3) Selection of HPF Resistor R_{HPF} Pin²⁵

When the resistance value R_{HPF} of the resistor between Pin²⁵ and ³³ was increased, the cut-off frequency of the HPF proportionally becomes lower.

The standard value of R_{HPF} is $330k\Omega$, but in case the operation error is frequently caused in a weak electric field by white noise at the modulation time or non-modulation time, selectively increase this R_{HPF} to a suitable value not exceeding $470k\Omega$.



[4] Cautions on Use of PLN (AN7291SC pin numbers are used in the following explanation.)

Care should be taken to use the PNL, because under the following conditions, in the PNL circuit of this IC, the output wave form may be distorted due to the oscillation of the PNL circuit.

1. Oscillation conditions

When the PNL is used under the conditions described in the following items (1) to (3) and the PNL – AGC voltage (Pin²³ voltage) becomes 2.3 V or more, oscillation may occur.

- (1) The PNL input frequency is 15 kHz or more and 500 mVrms is exceeded.
- (2) The voltage of AGC pin (Pin²³) is forced to exceed the above voltage.
- (3) The voltage AC or DC of \pm several ten mV or more is directly applied to the PNL filter pins (Pin²⁰ and Pin²¹).

The oscillation occurrence depends on V_{CC} .

The oscillation can not be stopped unless V_{CC} is much increased, if it occurs.

The above three conditions are not given under the normal operation, and therefore oscillation problems are not suffered in practical use. In the review stage, keep in mind that oscillation may occur when the above conditions are given.


2. Effect by external components

The PNL circuit oscillation depends on an external resistor and capacitor of AGC pin.

- (1) C_{age} is currently set to $0.47\mu F$. The larger it is, the less frequently oscillation occurs.
- (2) R_{age} is $330k\Omega$. The smaller it is, the less frequently oscillation occurs.

When the above values are changed, take particular consideration for setting characteristics.

Also, when the use under the special conditions is expected, review the countermeasures against oscillation.



■ Pin No. Correspondence Table

AN7291SC	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21
AN7291FBP	44	45	46	47	1	2	3	4	5	6	7	8	9	10	11	14	15	16	17	18	19
AN7291SC	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42
AN7291FBP	20	21	22	23	25	26	27	28	29	30	31	32	33	34	35	36	38	39	40	41	42

* Pins 12, 13, 24, 37, 43 and 48 for the AN7291FBP are NC.

Request for your special attention and precautions in using the technical information and semiconductors described in this book

- (1) If any of the products or technical information described in this book is to be exported or provided to non-residents, the laws and regulations of the exporting country, especially, those with regard to security export control, must be observed.
- (2) The technical information described in this book is intended only to show the main characteristics and application circuit examples of the products. No license is granted in and to any intellectual property right or other right owned by Panasonic Corporation or any other company. Therefore, no responsibility is assumed by our company as to the infringement upon any such right owned by any other company which may arise as a result of the use of technical information described in this book.
- (3) The products described in this book are intended to be used for standard applications or general electronic equipment (such as office equipment, communications equipment, measuring instruments and household appliances).
Consult our sales staff in advance for information on the following applications:
 - Special applications (such as for airplanes, aerospace, automobiles, traffic control equipment, combustion equipment, life support systems and safety devices) in which exceptional quality and reliability are required, or if the failure or malfunction of the products may directly jeopardize life or harm the human body.
 - Any applications other than the standard applications intended.
- (4) The products and product specifications described in this book are subject to change without notice for modification and/or improvement. At the final stage of your design, purchasing, or use of the products, therefore, ask for the most up-to-date Product Standards in advance to make sure that the latest specifications satisfy your requirements.
- (5) When designing your equipment, comply with the range of absolute maximum rating and the guaranteed operating conditions (operating power supply voltage and operating environment etc.). Especially, please be careful not to exceed the range of absolute maximum rating on the transient state, such as power-on, power-off and mode-switching. Otherwise, we will not be liable for any defect which may arise later in your equipment.
 - Even when the products are used within the guaranteed values, take into the consideration of incidence of break down and failure mode, possible to occur to semiconductor products. Measures on the systems such as redundant design, arresting the spread of fire or preventing glitch are recommended in order to prevent physical injury, fire, social damages, for example, by using the products.
- (6) Comply with the instructions for use in order to prevent breakdown and characteristics change due to external factors (ESD, EOS, thermal stress and mechanical stress) at the time of handling, mounting or at customer's process. When using products for which damp-proof packing is required, satisfy the conditions, such as shelf life and the elapsed time since first opening the packages.
- (7) This book may be not reprinted or reproduced whether wholly or partially, without the prior written permission of our company.